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Abstract—This paper presents a linear active disturbance 
rejection control (LADRC) for grid-connected converter with 
LCL filter. The high rejection performance for external 
disturbance, internal decoupling, parameter variation is achieved 
by adopting extended state observer(ESO) and designing 
controller with direct pole placement. Robustness of parameter 
uncertainty and sensitivity of input disturbance are analyzed in 
frequency domain to demonstrate the superior characteristic in 
disturbance rejection. The theoretical analysis is verified in 
Matlab/Simulink. The simulation results show the excellent 
capability of rejection in grid voltage disturbance. 
Keywords—LADRC; Extended State Observer; LCL filter; 
I.  INTRODUCTION  
With the scarcity of fossil fuels and public’s attention 
diverting into renewable energy based Distributed 
Generation(DG) system, the power conversion unit as the main 
part of DG system is drawing increasing attention [1]. Grid-
connected inverter as an energy conversion interface plays a 
crucial role in delivering high quality power into the grid. To 
reduce the switching ripple and improve quality of grid current, 
LCL filters are usually adopted as interface between inverter and 
utility as LCL filter can offer better high-order harmonic 
attenuation, lower voltage drops over inductance and reduced 
physical size comparing with L type filter [2].  
Meanwhile, the resonance of LCL filter that is the main 
drawback has been broadly investigated and discussed by 
adopting passive damping or virtual impedance based active 
damping methods [3]. On the other hand, state-space control 
offers an alternative way to straightforwardly achieve resonance 
damping and fast dynamic response by directly placing the 
closed-loop poles to the desired position [4].  
In state-space control methods, various methods have been 
analyzed such as deadbeat control, linear quadratic 
control(LQC). However, the deadbeat control is quite sensitive 
to parameter variation while cost function of LQC is difficult to 
select [5]. On the contrary, by adopting direct pole placement 
method, analysis can be performed by tool of classical control 
methods such as: bode plot and root loci, which is intuitive for 
implementation [6].   
In addition, with more stringent international standard and 
grid code for DG system, grid-connecting inverters are required 
to have the ability of voltage disturbance rejection, which 
indicates grid-connecting inverter is able to deliver balanced 
sinusoidal waveform with low harmonic content at the point of 
common coupling(PCC) and perform excellent voltage 
disturbance rejection capability.  
To achieve the aforementioned goal, various approaches 
have been widely studied, in [7] an observer based voltage feed-
forward control strategy is added to the fundamental control 
scheme. In [6] an extended state observer is utilized for the 
voltage disturbance rejection where the low harmonic voltage is 
modeled as extended state. However, this method can only deal 
with external disturbance while internal dynamic variation that 
affects the stable operation of the system as well can not be 
handled by the aforementioned method. 
On the other hand, active disturbance rejection control 
(ADRC) [8] is emerging as an alternative to deal with the total 
disturbance and has been successfully adopted in motor drive 
system, power system and active power filter (APF) control. In 
contrast to model each disturbance in the system as the extended 
state, ADRC consider the total disturbance-both the external 
disturbance and internal dynamic variation as one state that is 
estimated and compensated in real time by utilizing extended 
state observer (ESO) [9]. Therefore, on the contrary to the 
conventional state observer and disturbance observer (DOB) 
[10], ADRC do not rely on accurate mathematical model of the 
plant, hence, it is very robust to parameter variation, noise and 
disturbance. However, heavy computation burden and large 
number of parameter of ADRC to be tuned impede wide 
application in the industry. In this paper, a modified linear 
ADRC [9] (LADRC) is proposed for LCL type grid-connecting 
converter, where external disturbance and internal dynamics 
rejection are achieved Moreover, the controller is designed to 
achieve zero steady state error based on system closed-loop 
bandwidth and relationship with observer’s bandwidth, 
Frequency domain analysis is conducted to demonstrate the 
robustness of LADRC to total disturbance. 
The rest of the paper is organized as following. Section II 
presents the linear LADRC structure for LCL filter. Section III 
provides comprehensive frequency analysis of the ADRC based 
control system. Section IV provides the case study by simulation 
to demonstrate the effectiveness of the proposed control strategy. 
The conclusion of the paper is drawn in Section V. 
II. LADRC DEISGN 
Conventional observer based control strategy design 
inevitably needs to describe accurate mathematical model of the 
plant where internal dynamic and parameter of the system are 
actually unavailable in real world. The ADRC that was proposed 
by Han [8], departing from the existing model-based paradigm, 
can estimate state including the total disturbance without an 
accurate mathematical model.  Its core idea is to consider the 
total disturbance (external disturbance and internal dynamics) as 
an extended state that will be observed and compensated by 
properly designing the observer. Therefore, ideally, the 
disturbance will not have effect on the system output. 
 
Fig. 1. Diagram of grid-connected converter with LADRC strategy 
A. LESO design 
Fig.1 describes the power stage of LCL type filter with 
proposed control strategies, where three phase grid-connected 
inverter with LCL filters is interfacing into the grid through a 
line impedance. The LCL filter consists of a converter side 
inductor ܮଵ, filter capacitor ܥ௙, a grid side inductor ܮଶ, ܮ௚is the 
grid impedance. In this paper the grid side inductor current is 
controlled to achieve unit power factor at the PCC. Complex 
space vectors in synchronous dq frame are implemented (݅ଶ =݅ଶௗ + ݆݅ଶ௤). Therefore, the state-space model of LCL type grid-
connecting inverter in a rotating reference frame [5] is expressed 
as: 
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Whereݔ = [݅ଶ, ݒ௖, ݅ଵ]், ݅ଶis the grid side inductor current, ݒ௖ is 
the capacitor voltage,	݅ଵ is the converter side inductor current, ௧ܸ 
is the converter output voltage, ௣ܸ௖௖ is the PCC voltage. In the 
synchronous coordinate rotating frame,  ݓ௚is the grid angular 
frequency, parasitic element of the filter components is 
neglected to design the worse-case situation of resonance LCL 
filter. 
The transfer function from inverter output voltage ௧ܸ(ݏ) to 
grid side current ݅ଶ(ݏ) is expressed as: 
Y(s) = ௜మ(௦)௏೟(௦) =
ଵ
௅భ௅మ஼೑(௦ା௝௪೒)ൣ(௦ା௝௪೒)మା௪ೝ೐ೞమ ൧
       (2) 
Where ݓ௥௘௦ = ට ௅భା௅మ௅భ௅మ஼೑  is the resonance frequency in the 
stationary coordinate. 
When the parameter variation is considered, the state-space 
equations are expressed as: 
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The transfer function from the inverter voltage to the grid 
side current can be calculated as  
Yᇱ(s) = ௜మ(௦)௏೟(௦) =
ଵ
௅భᇲ ௅మᇲ ஼೑ᇲ(௦ା௝௪೒)ቂ(௦ା௝௪೒)మା௪ೝ೐ೞᇲమ ቃ
      (4) 
Where ܮଵᇱ = ܮଵ + Δܮଵ , ܥ௙ᇱ = 	ܥ௙ + Δܥ௙ , 	ܮଶᇱ = ܮଶ + Δܮଶ , and 
ݓ௥௘௦ᇲ == ඨ௅భ
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The dynamic behavior of the grid side current in dq frame 
can be expressed as third order derivative terms : 
ௗ(య)௜మ೏
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 (5) 
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Where ܾ଴ = ଵ௅భ௅మ஼೑,  ௗ݂(݅ଶௗ, ݅ଶ௤, ௚ܸௗ, ௚ܸ௤, ݓ௚, Δܮଵ, Δܥ௙, Δܮଶ) and 
௤݂(݅ଶௗ, ݅ଶ௤, ௚ܸௗ, ௚ܸ௤, ݓ௚, Δܮଵ, Δܥ௙, Δܮଶ) (or simply noted ௗ݂  and 
௤݂) are described as general disturbance that includes external 
disturbance, i.e. ௚ܸ grid voltage change, and internal dynamics, 
i.e. coupling term between d-axis and q-axis, parameter 
variation.   
The main idea of the LESO is to estimate ௗ݂  and ௤݂  and 
compensate for them in real time. Once the total disturbance can 
be canceled, plant will be simplified into concise three order 
system. It should be noted that d-axis and q-axis have the same 
controller, therefore, in the following part, the proposed 
controller will be explained in d-axis.  
The augmented system state can be re-formulated directly 
from (5) including an additional state ௗ݂  meanwhile denoting 
݅ଶ = ݔଵௗ ,  ௗ௫భ೏ௗ௧ = ݔଶௗ , 
ௗ௫మ೏
ௗ௧ = ݔଷௗ , ௗ݂ = ݔସௗ ,  The augmented 
model is expressed as: 
ௗ௫೏
ௗ௧ = ܣௗݔௗ + ܤௗ ௧ܸௗ + ܧௗℎௗ                (7) 
yௗ = ܥௗݔௗ                                        (8) 
Where, ℎௗ  indicates the time derivative of ௗ݂ . the matrix is 
represented as following: 
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ܥௗ = [1 0 0 0], ܧௗ = [0 0 0 1]்.                       (9) 
Based on (7) and (8), LESO of the augmented plant is 
constructed as follow: 
ௗ௫෤೏
ௗ௧ = ܣௗݔ෤ௗ + ܤௗ ௧ܸௗ + ܮௗ(ݕௗ − ܥௗݔ෤ௗ)                (10) 
Where ܮௗ is the observer gain vector and denotes as: 
ܮௗ = [ߚଵ ߚଶ ߚଷ ߚସ]்               (11) 
B. LESO Parameter Tuning and Stability Analysis 
When subtracting (10) from (7), the error can be expressed 
as: 
ௗ௘೏
ௗ௧ = (ܣௗ − ܮௗܥௗ)݁ௗ + ܧௗℎௗ          (12) 
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From (13) it is known that the state observer will be stable if 
the roots of the characteristic polynomial of ܣௗ − ܮௗܥௗ are all 
in the left half plane. As we design the observer poles are all 
located at −ݓ଴ , state observer will be inherently stable and 
parameters are selected as: 
λ(s) = (s + ݓ଴)ସ = sସ + 4ݓ଴sଷ + 6ݓ଴ଶݏଶ + 4ݓ଴ଷݏ + ݓ଴ସ 
=sସ + ߚଵsଷ + (ߚଶ + ݓ௥௘௦ଶ )ݏଶ + (ߚଵݓ௥௘௦ଶ + ߚଷ)ݏ + ߚସ          (14)  
Therefore, we have the state observer gain parameter as 
follows: 
ۖە
۔
ۖۓ 	 ߚଵ = 4ݓ଴,ߚଶ = 6ݓ଴ଶ − ݓ௥௘௦ଶ
ߚ3 = 4ݓ଴ଷ − ߚଵݓ௥௘௦ଶ
ߚ4 = ݓ଴ସ
                         (15) 
C. Controller Design 
According to the state feedback law in LADRC, the control 
signal is designed as: 
ݑ = ௞೛(௥ି௫෤೏భ)ି௞೏భ௫෤೏మି௞೏మ௫෤೏యି௫෤೏ర௕బ                  (16) 
where	ݎ is the reference input, ݔ෤ௗଵ to ݔ෤ௗସ are state of observer, 
after the observer obtain the states, these states will be send 
back into the controller. 
The closed loop characteristic equation is given by: 
ݏଷ + ݇ௗଶݏଶ + (݇ௗଵ + ݓ௥௘௦ଶ )ݏ + ݇݌ = 0         (17) 
If the closed loop poles are place at w௖, then we have the 
following equation: 
(ݏ + w௖)ଷ = ݏଷ + 3w௖ݏଶ + 3ݓ௖ଶݏ + ݓ௖ଷ = 0       (18) 
By equating (17) and (18) we have the controller’s parameter 
as equation (19) 
ቐ
݇௣ = ݓ௖ଷ
݇ௗଵ = 3ݓ௖ଶ −
݇ௗଶ = 3w௖
ݓ௥௘௦ଶ                            (19) 
Normally, the relationship between ݓ଴ and w௖ is ݓ଴ = 3~10w௖. 
In this paper we chose ݓ଴ = 10w௖. 
III. FREQUENCY DOMAIN ANALYSIS OF LADRC 
The LADRC state space controller, observer with LCL 
filters can be converted into frequency domain transfer function 
using Laplace transform as is shown in Fig.2 
 
Fig. 2. Block Diagram of  System of ADRC in transfer function Form 
A. Loop Gain Frequency of Parameter Variation 
As is shown in Fig.2. R(s), D(s), Y(s) are separately denoted 
as: reference input signal, disturbance input signal and output 
signals, the PWM is linearized by one order Pade approximation 
in ܥ௖(ݏ). H(s) is the set point filter. Detailed derivation of the 
transfer function can be referred to as [11], With the parameter 
given in the Table I, bode plots of the open loop transfer function 
with parameter serious variation are shown in the following part. 
Table. I: LADRC  and System Parameter 
LCL filter ܮଵ = 1.8mH, ܮଶ = 1.8mH, C௙ = 27ݑܨ 
Grid inductance ܮ௚ = 2݉ܪ 
ESO Parameter ߚଵ = 0.17, ߚଶ = 8.9510݁3, ߚଷ = 2.3269݁8 ߚସ = 2.3638݁12 
Controller Parameter ݇௣ = 6.4݁10, ݇ௗଵ = 6.84e6, ݇ௗଶ = 12000  
Closed loop bandwidth w௖ =4000rad/s 
ESO bandwidth ݓ଴ = 10w௖ 
 
First, from (2) it is known that ܮଵ and ܮଶ’s variation has the 
same effect on the loop gain frequency response after neglecting 
parasitic resistance, therefore, only ܮଵ ’s variation will be 
examined. As is shown in Fig.3 and Fig.4(zoomed-in Figure) 
when ܮଵ  changed from 0.9mH to 6mH while the rest of the 
system parameters keep nominal value, magnitude of the open-
loop frequency response decreases as the inductance rise to 
almost 7 times of the minimal value, the cross-over frequency 
continues to drop as well. However, the phase margin just drops 
from 60 degree to 44 degree, which illustrates LADRC is quite 
robust to parameter ܮଵ variation.  
Furthermore, the frequency response of filter capacitor ܥ௙’s 
variation is also examined as is illustrated in Fig.5 and 
Fig.6(zoomed-in Figure). Similar to the inductor’s variation 
frequency response, when the capacitor value soars from 10ߤܨ 
to 90 ߤܨ , magnitude of the loop-gain frequency response 
reduce, Nevertheless, phase margin slightly drop from 57 degree 
to 45 degree, which also reveals the LADRC is quite immune to 
the capacitor’s variation. 
 
Fig. 3. Loop Gain Bode plot for ܮଵ variation 
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Fig. 4. Zoomed-in  Bode plot for ܮଵ variation 
 
Fig. 5. Loop Gain  Bode plot  for ܥ௙ Variation 
 
Fig. 6. Zoomed-in  Bode plot for ܥ௙ Variation 
Inductor’s parasite resistance variation is another factor that 
affects the precise control of inverter. Fig.7 and Fig.8(zoomed-
in Figure) presents the frequency response when the total 
inductor’s parasite resistance shifts from zero to 1.5݋ℎ݉. In the 
low frequency, as the value of R increases, the magnitude of the 
open-loop frequency response falls slightly, but the phase 
margin keeps almost the same. On the contrary, in the middle 
and high frequency section, in spite of the parasitic resistance 
variation, the magnitude margin, phase margin and crossover 
frequency are all unaffected to the parameter perturbation. 
 
Fig. 7. Loop Gain Bode plot for parasitic resistance R variation 
 
Fig. 8. Zoomed-in  Bode plot for ܴ Variation 
B. Disturbance Rejection 
In this section, the disturbance rejection ability will be 
examined in terms of serious uncertainty of inductor, capacitor 
and inductor parasitic resistance. the bode plots of closed-loop 
transfer function from disturbance to output when 
aforementioned parameters greatly altered are illustrated from 
Fig.9-Fig.12. Fig.9 depicts the closed-loop bode plot from 
disturbance to output when the inductance varies, from which it 
is observed that smaller inductance leads to lower disturbance 
mitigation ability of LADRC. But even in the worst case(ܮ௖ =0.9݉ܪ) , the peak magnitude still lower than -10dB. Similar to 
the disturbance rejection capability of inductance variation, the 
capacitance that seriously deviates from the nominal value does 
not change the disturbance mitigation capability as well as 
shown in Fig.10. In the worst case (ܥ௙ = 10ߤܨ ), the peak 
magnitude is at -8dB. Inductor’s parasitic resistance variation 
from 0 to 1.5 	݋ℎ݉  almost does not change the disturbance 
rejection ability shown in Fig.11and Fig.12. 
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Fig. 9. Bode plot of Disturbance Rejection  for ܮଵ variation  
 
Fig. 10. Bode plot of Disturbance Rejection  for ܥ௙ variation 
 
Fig. 11. Bode plot of Disturbance Rejection plot for parasitic resistance R 
variation 
 
Fig. 12. Zoomed-in Disturbance Rejection for parasitic resistance R variation 
IV. CASE STUDY 
The effectiveness of the proposed control strategy is verified 
by simulation. Simulation parameter is the same as Table I.  
A. Operation During Grid Disturbance 
First, disturbance rejection of the proposed method under 
grid dips and harmonics is examined. 
1) Grid-Voltage dips 
Disturbance rejection against the grid-voltage dip of 0.2 p.u 
is evaluated. The measured voltage and current at PCC, d axis 
current and q axis current are respectively shown in Fig.13. As 
is shown from d-axis and q-axis current at 0.3s, d-axis current 
jump from 20 to 23A and q-axis current has 0.7A change in 
response to the voltage dip. the proposed method is able to reject 
the voltage dips effectively. From the grid current plot, the 
current jump can hardly be observed. 
 
Fig. 13. Simulation Results of grid voltage, grid current, and d-axis current, q-
axis current when a grid voltage dip occurs. 
2) Grid Voltage Harmonic Rejection 
The 5th (5%)and 7th (5%)harmonics were superimposed to 
the grid voltage during 0.2s and 0.4s, when the converter is 
operating at unity power delivery condition. The voltage and 
current waveforms are shown in Fig.14. Total Harmonic 
Distortion(THD) of current before and after harmonic voltage 
superimposition are compared in Fig.15. Without harmonic 
disturbance, THD of output current is 1.71% lower than the 
IEEE Std 1547 limitation of 5%. When both the fifth and 7th 
harmonic voltage are increased to 5%, the measured THD at 
PCC is 6.34%, which has reached the maximum level of IEEE 
recommendation. However, the current component of 5th 
harmonic is 2.6% and that of 7th harmonic is only 1.7%, which 
indicate the proposed method can effectively mitigate the 
harmonic voltage disturbance.  
B. Operation During Current Reference Step Change 
D-axis and q-axis reference current step change take place at 
0.1s and 0.2s respectively. As we can see at 0.1s the d-axis 
current tracking responses fast and q-axis current is almost not 
affected by the d-axis current change. Meanwhile, the q-axis 
current reference step change from 0A to 10A at 0.2s does not 
influence on the d-axis current operation as well.  
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Fig. 14. Measured voltage and current when 5th and 7th harmonic superimpose 
on the grid voltage  
 
Fig. 15. THD comparison of output current before and after 5th and 7th harmonic 
superimpose on the grid voltage 
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 Reference
 
Fig. 16. Simulation Results of grid current, and d-axis current, q-axis current 
when d-axis current step change from 10A to 20A at 0.1s and q-axis current 
step change from 0A to 10A at 0.2s 
V. CONCLUSION 
In this paper, an LCL filter control based on LADRC was 
proposed. Extended state observer and controller was 
respectively designed based on observer bandwidth and  system 
closed loop bandwidth The robustness of the control strategy to 
parameter variation and external disturbance rejection ability are 
examined in frequency domain. The effectiveness of disturbance 
rejection in LADRC was verified by simulation.  
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